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Introduction
The complexity and speed of SoCs are increasing and chip designers are desperately trying to keep up with them. Recently designed video processors contain more than 90 clock domains and more than 50 cores. New design paradigms, like core reuse of the already designed synchronous modules and asynchronous designs, are considered in order to cope with the ever increasing complexity. The future SoCs will contain multiple synchronous and asynchronous cores. As the software industry has demonstrated, the reuse of previously designed modules is an efficient way for building complex systems. However, the hardware engineer has not only to cope with the increase in complexity of systems but also with the deviation of the parameters of the devices induced by a particular technology.
Synchronous architectures have been the main design stream until now. Increased complexity and speed of the future ICs will hamper this design style. It will not be possible anymore to operate the entire design synchronously with a single clock.
Asynchronous design seems the best way to make use of high-speed technologies. However, commercially available CAD tools which are able to handle asynchronous design in an efficient way are almost non-existent, albeit there are numerous tools from academia like Petrify [3] , Balsa [2] and some proprietary tools like Tangram [12] .
Testing is also still in its infancy for these types of designs, although recently much effort has been invested to find suitable and easy-to-use testing strategies for asynchronous designs [10] .
The future SoCs will probably be comprised of asynchronous and synchronous cores. At the interface between these blocks there will always be half-synchronous halfasynchronous modules, so-called synchronizers, which will facilitate the correct communication. Testing these synchronizers will require an integration of the test strategies for the asynchronous and synchronous blocks. Despite the fact that the fault coverage gain can be small, due to the small silicon area occupied by these devices, the synchronizers are crucial for the good operation of the whole SoC. This paper will investigate, from the testing point of view, the interfaces between asynchronous and synchronous cores [8] . Section 2 will briefly explain the functionality of these interfaces while the next section (3) will show our test strategies for the presented modules. The results of fault simulations are presented in section 4 to prove that all the faults within the asynchronous-synchronous interfaces will be detected by the generated ATPG vectors. In section 5, interaction between multiple asynchronous and synchronous cores will be considered. In this section it will be shown that full-scan test strategies can still be applied to test such complex systems. Finally, the last section presents the conclusions.
Asynchronous -Synchronous Interfaces (ASI)
Asynchronous-synchronous interfaces using stretchable clocks or Point to Point GALS Interconnect as they are de-fined in [7, 8] represent a very efficient way to synchronize asynchronous and synchronous domains. These small-sized interfaces are filling the necessary gap, by bringing together the two design styles. The asynchronous design style will be used more and more due to its good ECM compatibility and low-power dissipation, while the synchronous modules will continue to exist mainly because of IP core reuse considerations.
There are slightly different types of synchronizers between asynchronous and synchronous domains based on the direction of the data. For both designs, the clock for the synchronous part is generated on-chip by a stoppable ring oscillator [9] . From a testing point of view this can be considered a drawback for low/medium-speed ICs, which share a common clock. However, the ASIs are targeted for highspeed architectures. Generating clocks on-chip will be the only viable design paradigm for future designs.
The following two subsections will explain the two types of asynchronous-synchronous interfaces in more detail. Figure 1 presents an interface between an asynchronous core and a synchronous one. The asynchronous core is using the two-phase handshake protocol [4] for data exchange. In reference [8] , this type of interface is called "asynchronous producer and synchronous consumer". Different from the synchronizer in [8] , the clock distribution network has been included in the delay path, the shadow area in figure 1 , similar to what has been presented in [9] .
Asynchronous -to -Synchronous Interface
The main idea of this ASI is to stop/stretch the synchronous clock (clkB) if its rising edge arrives nearly at the same time with the request signal (req) from the asynchronous core. This operation is performed by the arbiter shown in figure 1 .
An exhaustive functional description of this circuit is given in [8] . Figure 2 illustrates the reverse data communication, between a synchronous producer and an asynchronous consumer. The asynchronous core is again using the two-phase handshake protocol [4] for data exchange. In reference [8] , this type of interface is called "synchronous producer and asynchronous consumer". The clock distribution network has been included in the delay-path as before. For this type of ASI, the synchronous clock might be stopped for a short time when an acknowledge signal (ack), received from the asynchronous core, is occurring at the same time with the rising edge of the clock.
Synchronous -to -Asynchronous Interface
An exhaustive functional description of this circuit is given in [8] .
Test strategies
Asynchronous-synchronous interfaces are likely to be used extensively in the future. However, no new design style will be accepted for mass production unless, among other things, there is a good testing strategy associated with it. Many challenging designs are put on hold as a result of the inability to test them.
Nowadays, the most important test strategy for digital ICs is the scan technique. The technique is simple, easy to implement, and gives very good results in practice even if the model used does not fully match the real faults. In the meantime some of the asynchronous designs have become scan-testable [10] . Synchronous design is, by default, scan-friendly. A natural conclusion would be to also use the scan-test technique to test the asynchronous-synchronous interfaces.
Testing the interface modules presented in figures 1 and 2 is not a straight-forward task if a full-scan technique is desired for compatibility with the digital design style. One can recognize hard-to-test asynchronous modules like the arbiter and the C-element. Also, the req or ack signals are propagating both in the control and data paths. An immediate solution would be to split these signals in test mode. However, this initial solution would result in a lower fault coverage. Our solution is to add 100% testable DfT hardware, followed by a remodeling of the interfaces. In this way they will become fully synchronous with respect to the ATPG tool.
The main assumption for our presented test strategies is that the asynchronous part can be made scannable. However, the asynchronous design style is quite diversified and some of them are not scan-test compatible. If the asynchronous part is not scannable, then the solution can still be applied but it would not be so efficient in terms of fault coverage.
Another example of potentially scannable asynchronous design is the Huffman circuit structure [5] . A scan structure can easily be implemented in this case by adding scannable flip-flops in front of the delay-lines.
Testing the Synchronous Producer -Asynchronous Consumer Interface
The main idea of the scan-test strategy for the asynchronous-synchronous interfaces was to observe that this schemes are basically buffers. Figure 3 presents the test-scannable ASI for a synchronous producer -asynchronous consumer. Apart from the synchronous-asynchronous interface presented in figure  2 , one may notice the relevant scannable asynchronous part represented by the combinational logic circuit (CLC) block and the FF3 flip-flop.
It can be seen that very little additional hardware has been added to the asynchronous-synchronous interface itself. This DfT hardware is represented by the wavy filling in figure 3 , being basically a multiplexer and an inverter.
However, if this scheme would be fed into an ATPG tool, it could not be recognized as a scannable design. Therefore, it is necessary to remodel the scheme for the ATPG tool. The resulting scheme is shown in figure 4 .
This scheme behaves, in test mode, exactly as the one in figure 3 if all the flip-flops are reset before the first test vec- tor is scanned in. In practice this is always the case; before starting the scan procedure, all the flip-flops are reset. During the scan mode, the ack signal is changing all the time, depending on the data that is scanned in. Therefore, the value stored in the FF1 flip-flop is the last value scanned in the FF3 flip-flop. Hence, from the ATPG point of view, all circuitry between the ack signal and the R2 register can be replaced by an inverter.
The test vectors can now be generated by a commercial ATPG tool for the circuit in figure 4. These vectors will be able to detect all stuck-at faults that may exist in figure  3 . More detailed information proving that these test vectors are indeed detecting all the possible faults is given in section 4. Figure 5 presents the test-scannable asynchronoussynchronous interface. In this figure one can recognize: the initial synchronizer schematic presented in figure 1 the relevant asynchronous part made scannable represented by the CLC block and the R3 register an inverter in front of an extra MUX controlled by the TE signal another inverter and MUX controlled by the TM signal
Testing the Asynchronous Producer -Synchronous Consumer Interface
The TE signal represents the test-enable signal and is '1' during the scan operation. During the capture operation, the TE signal value is '0'. During the scan mode, the req signal is continuously changing depending on the data that is scanned in, while the TE signal is '1'. Therefore, the req value stored in the R1 register is the negation of last the req value scanned in the R3 register. After the last bit has been scanned-in, the TE signal will become '0' which will force a transition on the req new signal. This transition will latch the req signal in the R1 register. Hence, from the ATPG point of view, all the circuitry between the req signal and the R2 register can be replaced by a buffer.
Compared with the design-for-test scheme of the synchronous -asynchronous interface presented in figure 3 , one may notice an additional MUX block inserted in the req signal. This MUX has been introduced, as explained earlier, in order to force a transition on the req new signal immediately after the scan has been completed. This is compulsory since the data bus signals must be latched in the R1 register. Without the inserted MUX, the data signals could have different values than the intended scan data.
The ATPG scheme to be used in order to generate the test vectors for this circuit is presented in figure 6 .
The scheme in figure 6 behaves, in test mode, exactly as the one in figure 5 if a few conditions are met:
-The period of the test-clock signal, TCLK, should be sufficiently long in order to accommodate the propagation of the req signal through the complete logic pathinverter, MUX, XOR, ARBITER -until the R1 register.
-The TE signal should be delayed sufficiently long so that the arbitrary transition on the req signal, after the last bit was scanned-in, is able to propagate through the The TCLK clock has usually a low frequency as compared to the functional one, while the delay of the TE signal can be programmed in the test equipment. Therefore, the above restrictions will neither affect the test time nor hinder the test strategy.
Fault Simulations -Verifying the ATPG Test Vectors
The presented test strategies require a complete verification. The main question is: Are the test vectors, generated by commercial ATPG tools, sufficient for testing all the other stuck-at faults that where removed from the modeled schemes? The answer is yes and the following paragraph will justify this answer.
An arbitrary scheme was considered, which consists of a synchronous core, an asynchronous core and an ASI. The asynchronous core was replaced with the scan-synchronous counterpart. Following this change, the asynchronoussynchronous interface has been replaced with the modeled ATPG version. The next step was to generate test vectors for the "modeled for ATPG" scheme. The ATPG tool used in our work is TetraMAX [11] . The generated test vectors have been used to perform fault simulations of all the faults not included in the "modeled for ATPG" scheme. Since the ASI contains an arbiter and a C element, it is not possible to fault-simulate the entire system using conventional fault simulators. As a result, HSPICE [6] has been chosen to By using the ATPG test vectors as input stimuli, we were able to prove that all the additional stuck-at faults were detected by the test vectors generated by TetraMAX. Table 1 shows the results for the considered circuit. The left columns present the data reported by the ATPG tool. The right columns show the data of the entire original (nonmodified) structure. One may notice the additional faults that were not considered by the ATPG tool. However, these additional faults are 100% tested by the ATPG vectors. This is the case because the ASIs can be seen as buffers, and the 55 additional faults are most of the time functionallyequivalent [1] with the faults recognized by the ATPG tool. As a result, the total fault coverage is improving.
The 2 undetected stuck-at faults are related with the multiplexing operation of the clock signal. Table 1 shows also the number of test vectors generated by the ATPG tool, being 13. This is a small number of test vectors which are generated for the entire circuit. Therefore, for a real-life SoC, the burden of generating and applying additional test vectors, in order to test all ASIs, is negligible.
A flow chart of the steps presented above is shown in figure 7 .
Find the asynchronous interfaces
Replace asynchronous interfaces with their "modeled for ATPG" counterparts 
Multiple Asynchronous Producers -One Synchronous Consumer
In a real life example, there is usually more than one asynchronous producer sending data to a synchronous consumer. In order to accommodate this situation, some modifications to the clock generation procedure should be performed. The resulting new scheme is presented in figure 8 . In this figure, the DfT hardware has also been taken into account. This is represented by the MUX encompassed in the shaded area in figure 8 . This MUX is necessary to control the clock in test mode. The test strategies for this type of configuration will remain the same.
The opposite case when there is only one synchronous producer and many asynchronous consumers does not pose any problems. There should be no modification for such types of interfaces. Also, the test strategies remain the same.
Conclusions
In the next years, the asynchronous-synchronous interfaces will become a common component in complex SoC designs. Therefore, it is essential to develop integrated test strategies with the surrounding cores. Albeit the area of the ASIs is small, their functionality is crucial for the whole SoC system. Testing is difficult since the ASIs contain asynchronous circuits inside.
An approach to test specific two-phase asynchronoussynchronous interfaces has been presented. These interfaces were previously tested in a functional way. The presented solution is able to test them in a structural way by using commercially available ATPG tools. Fault simulations have been carried out to prove that the structural test vectors generated by the ATPG tool are detecting all the stuckat faults that may appear in the asynchronous-synchronous interfaces together with the additional DfT hardware. Using the previously scan test strategy, it has been proved that it is possible to test any combination of asynchronous synchronous cores as long as the asynchronous parts can be made scannable.
